Definition
stvec (RISC-V)
stvecis a control and status register in supervisor mode that holds the trap-vector base address and mode.
stvec (RISC-V)
stvecis a control and status register in supervisor mode that holds the trap-vector base address and mode.