Lukas' Notes

stvec (RISC-V)

May 01, 20261 min read

risc-v

Definition

stvec (RISC-V)

stvec is a control and status register in supervisor mode that holds the trap-vector base address and mode.


Graph View

Backlinks

  • Control and Status Register (RISC-V)

Created with Quartz v4.4.0 © 2026

  • GitHub