Lukas' Notes
Search
Search
Dark mode
Light mode
Tag: computer-architecture
171 items with this tag.
Jun 28, 2026
x86-64 Instruction
computer-architecture
Jun 28, 2026
x86-64
computer-architecture
Jun 28, 2026
x86
computer-architecture
Jun 28, 2026
n-Bit Branch Predictor
computer-architecture
Jun 28, 2026
compare_exchange_strong (C++)
computer-architecture
concurrency
cpp
Jun 28, 2026
Write-Back Stage
computer-architecture
Jun 28, 2026
Write-after-Read Dependency
computer-architecture
Jun 28, 2026
Write-after-Write Dependency
computer-architecture
Jun 28, 2026
Very Long Instruction Word Processor
computer-architecture
Jun 28, 2026
Thread-Level Parallelism
computer-architecture
Jun 28, 2026
Token (Computer Architecture)
computer-architecture
Jun 28, 2026
Temporal Locality Compulsory Cache Miss
computer-architecture
memory
Jun 28, 2026
Temporal Memory Locality
computer-architecture
memory
Jun 28, 2026
Temporal Parallelism (Computer Architecture)
computer-architecture
Jun 28, 2026
Synchronous Processor (Computer Architecture)
computer-architecture
Jun 28, 2026
System Bus
computer-architecture
Jun 28, 2026
Superscalar Pipelined Processor
computer-architecture
Jun 28, 2026
Structural Hazard
computer-architecture
Jun 28, 2026
Store Instruction
computer-architecture
Jun 28, 2026
Store Unit
computer-architecture
Jun 28, 2026
Store Buffer
computer-architecture
Jun 28, 2026
Static In-order Scheduling with Load-Store Optimization
computer-architecture
Jun 28, 2026
Static In-order Scheduling with Pipelined Functional Units
computer-architecture
Jun 28, 2026
Static In-order Scheduling
computer-architecture
Jun 28, 2026
Static Random-Access Memory
computer-architecture
memory
Jun 28, 2026
Stack Frame
computer-architecture
operating-systems
Jun 28, 2026
Spinlock
operating-systems
concurrency
computer-architecture
Jun 28, 2026
Spatial Cache Locality
computer-architecture
memory
Jun 28, 2026
Spatial Memory Locality
computer-architecture
memory
Jun 28, 2026
Spatial Parallelism (Computer Architecture)
computer-architecture
Jun 28, 2026
Single-Cycle Processor (RISC-V)
computer-architecture
risc-v
todo
Jun 28, 2026
Single-Cycle Processor
computer-architecture
Jun 28, 2026
Single-cycle Instruction
computer-architecture
Jun 28, 2026
Simultaneous Multi-Threading
computer-architecture
Jun 28, 2026
Set-Associative Cache
computer-architecture
memory
Jun 28, 2026
Sequential Circuit
computer-architecture
Jun 28, 2026
Serial Functional Unit
computer-architecture
Jun 28, 2026
Relaxed Memory Model
computer-architecture
memory-models
Jun 28, 2026
Release-Acquire Memory Model
computer-architecture
memory-models
Jun 28, 2026
Rename Stage
computer-architecture
Jun 28, 2026
Register Renaming
computer-architecture
Jun 28, 2026
Reduced Instruction Set Computing
computer-architecture
Jun 28, 2026
Register File
computer-architecture
Jun 28, 2026
Read-after-Write Dependency
computer-architecture
Jun 28, 2026
Read-only Memory
computer-architecture
memory
Jun 28, 2026
RISC-V
computer-architecture
risc-v
Jun 28, 2026
Random-Access Memory
computer-architecture
memory
Jun 28, 2026
RISC-V A-Extension
computer-architecture
risc-v
Jun 28, 2026
Processor
operating-systems
hardware
computer-architecture
Jun 28, 2026
Processor Core
computer-architecture
Jun 28, 2026
Privilege Ring
operating-systems
computer-architecture
Jun 28, 2026
Predicted Branch
computer-architecture
Jun 28, 2026
Pipeline Stage
computer-architecture
Jun 28, 2026
Pipeline
computer-architecture
Jun 28, 2026
Pipelined Functional Unit
computer-architecture
Jun 28, 2026
Pipelined Hazard
computer-architecture
Jun 28, 2026
Pipelined Processor
computer-architecture
Jun 28, 2026
Parallelism (Computer Architecture)
computer-architecture
Jun 28, 2026
Out-of-Order Pipelined Processor
computer-architecture
Jun 28, 2026
Open Multi-Processing
operating-systems
computer-architecture
Jun 28, 2026
Non-blocking Load Instruction
computer-architecture
Jun 28, 2026
N-Way Set Associative Cache
computer-architecture
memory
Jun 28, 2026
Multi-Core Memory System
computer-architecture
Jun 28, 2026
Multi-Core Processor
computer-architecture
Jun 28, 2026
Multi-Cycle Processor (RISC-V)
computer-architecture
risc-v
Jun 28, 2026
Multi-Cycle Processor
computer-architecture
Jun 28, 2026
Multi-cycle Instruction
computer-architecture
Jun 28, 2026
Multi-level Cache
computer-architecture
memory
Jun 28, 2026
Microarchitecture
computer-architecture
Jun 28, 2026
Memory Locality
computer-architecture
memory
Jun 28, 2026
Memory Ordering Violation
computer-architecture
Jun 28, 2026
Memory Replacement Policy
computer-architecture
memory
Jun 28, 2026
Memory System
computer-architecture
Jun 28, 2026
Memory (Cognitive Architecture)
computer-architecture
memory
Jun 28, 2026
Memory Access Stage
computer-architecture
Jun 28, 2026
Memory Access
computer-architecture
Jun 28, 2026
Memory Array
computer-architecture
memory
Jun 28, 2026
Memory Controller
computer-architecture
memory
Jun 28, 2026
Main Memory
computer-architecture
memory
Jun 28, 2026
Little-Endian
computer-architecture
memory
Jun 28, 2026
Load Instruction
computer-architecture
Jun 28, 2026
Load Queue
computer-architecture
Jun 28, 2026
Load Unit
computer-architecture
Jun 28, 2026
Load-Reserved Store-Conditional
computer-architecture
concurrency
memory-models
Jun 28, 2026
Load-Store Unit
computer-architecture
Jun 28, 2026
Local Branch Predictor
computer-architecture
Jun 28, 2026
Least Recently Used Memory Replacement Policy
computer-architecture
memory
Jun 28, 2026
L1 Cache
computer-architecture
memory
Jun 28, 2026
L2 Cache
computer-architecture
memory
Jun 28, 2026
L3 Cache
computer-architecture
memory
Jun 28, 2026
Issue Stage
computer-architecture
Jun 28, 2026
Interleaving Graph
concurrency
computer-architecture
Jun 28, 2026
Instruction Cache Miss
computer-architecture
memory
Jun 28, 2026
Instruction Cache
computer-architecture
memory
Jun 28, 2026
Instruction Level Parallelism
computer-architecture
Jun 28, 2026
Instruction Memory
computer-architecture
memory
processor-design
Jun 28, 2026
Instruction Prefetching
computer-architecture
memory
Jun 28, 2026
Instruction Set Architecture
computer-architecture
Jun 28, 2026
Instruction Set
computer-architecture
Jun 28, 2026
Instruction-Level Parallelism
computer-architecture
Jun 28, 2026
Instructions Per Cycle
computer-architecture
Jun 28, 2026
In-Order Pipelined Processor
computer-architecture
Jun 28, 2026
High Bandwidth Memory
computer-architecture
memory
Jun 28, 2026
Hardware Thread
computer-architecture
Jun 28, 2026
Hardware Multi-Threading
computer-architecture
Jun 28, 2026
Hardware State Machine
computer-architecture
risc-v
Jun 28, 2026
Global Branch Predictor
computer-architecture
Jun 28, 2026
Functional Unit
computer-architecture
Jun 28, 2026
Fully Associative Cache
computer-architecture
memory
Jun 28, 2026
Forwarding
computer-architecture
Jun 28, 2026
First-In-First-Out Memory Replacement Policy
computer-architecture
memory
Jun 28, 2026
Fine-Grained Hardware Multi-Threading
computer-architecture
Jun 28, 2026
Fetch Stage
computer-architecture
Jun 28, 2026
Execute Stage
computer-architecture
Jun 28, 2026
Endianness
computer-architecture
memory
Jun 28, 2026
Dynamic Branch Prediction
computer-architecture
Jun 28, 2026
Dynamic Random-Access Memory
computer-architecture
memory
Jun 28, 2026
ESP32-C3
computer-architecture
risc-v
Jun 28, 2026
Double Data Rate Synchronous Dynamic Random-Access Memory
computer-architecture
memory
Jun 28, 2026
Digital Circuit
computer-architecture
Jun 28, 2026
Direct-Mapped Cache
computer-architecture
memory
Jun 28, 2026
Decode Stage
computer-architecture
Jun 28, 2026
Data Cache
computer-architecture
memory
Jun 28, 2026
Data Hazard
computer-architecture
Jun 28, 2026
Data Memory
computer-architecture
Jun 28, 2026
Cycles Per Instruction
computer-architecture
Jun 28, 2026
Control Hazard
computer-architecture
Jun 28, 2026
Control Unit
computer-architecture
Jun 28, 2026
Conflict Cache Miss
computer-architecture
memory
Jun 28, 2026
Computer Architecture
computer-architecture
Jun 28, 2026
Computer System
computer-architecture
Jun 28, 2026
Complete Stage
computer-architecture
Jun 28, 2026
Complex Instruction Set Computing
computer-architecture
Jun 28, 2026
Commit Stage
computer-architecture
Jun 28, 2026
Coarse-Grained Hardware Multi-Threading
computer-architecture
Jun 28, 2026
Clock Cycle (Computer Architecture)
computer-architecture
Jun 28, 2026
Clock Edge
computer-architecture
Jun 28, 2026
Clock Period
computer-architecture
Jun 28, 2026
Clock Rate
computer-architecture
Jun 28, 2026
Cache Coherence
computer-architecture
Jun 28, 2026
Cache Miss Penalty
computer-architecture
memory
Jun 28, 2026
Cache Miss
computer-architecture
memory
Jun 28, 2026
Cache Replacement Policy
computer-architecture
memory
Jun 28, 2026
Cache Set Contention
computer-architecture
memory
Jun 28, 2026
Cache Set
computer-architecture
memory
Jun 28, 2026
Cache Write-Hit
computer-architecture
memory
Jun 28, 2026
Cache Write-Miss
computer-architecture
memory
Jun 28, 2026
Cache
computer-architecture
memory
Jun 28, 2026
Calling Convention (x86-64)
computer-architecture
Jun 28, 2026
Capacity Cache Miss
computer-architecture
memory
Jun 28, 2026
CVA6
computer-architecture
risc-v
Jun 28, 2026
Cache Associativity
computer-architecture
memory
Jun 28, 2026
Branch (Computer Architecture)
computer-architecture
Jun 28, 2026
Branch Instruction
computer-architecture
Jun 28, 2026
Branch Misprediction Penalty
computer-architecture
Jun 28, 2026
Branch Prediction
computer-architecture
Jun 28, 2026
Branch Predictor
computer-architecture
Jun 28, 2026
Blocking Load Instruction
computer-architecture
Jun 28, 2026
Big-Endian
computer-architecture
memory
Jun 28, 2026
Average Memory Access Time
computer-architecture
Jun 28, 2026
Atomic Operation
computer-architecture
concurrency
Jun 28, 2026
Arithmetic Logic Unit
logic-circuits
computer-architecture
Jun 28, 2026
Associative Cache
computer-architecture
memory
Jun 28, 2026
Always Not Taken Branch Prediction
computer-architecture
Jun 28, 2026
Always Taken Branch Prediction
computer-architecture
Jun 28, 2026
Amdahl's Law
computer-architecture
parallelism
Jun 28, 2026
Address Compute Unit
computer-architecture
Jun 28, 2026
Addressing Mode
computer-architecture
Jun 28, 2026
1-Bit Branch Predictor
computer-architecture
Jun 28, 2026
2-Bit Branch Predictor
computer-architecture
Jun 28, 2026
ARM
computer-architecture
1
2
3
4
5
6
7
8
9
10
11
12
13
14
15
16
17
18
Page 1 of 18